Form PTO-1449	Attorney Docket TI-35189	Application No. 10/723,472
	Applicant Feng CHEN	Examiner WAMSLEY
Information Disclosure Citation	Application Filing Date November 26, 2003	Group Art Unit 2817

U.S. Patent Documents

Examiner Initials	Cite	Patent Number	Date	Name	Class	Sub-Class	Filing Date
	A						
	B						
	C						
	D						
	E						

Foreign Patent Documents

Examiner Initials	Cite	Document Number	Date	Country	Name	Class	Sub-Class	Translation
	F							Yes No
	G							Yes No
	H							Yes No

Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)

RLW	I	J. Fattaruso, S. Kiriaki, M. de Wit, and G. Warwar, "Self-Calibration Techniques for a Second-Order Multibit Sigma-Delta Modulator," *IEEE Journal of Solid-State Circuits*, Vol. 28, No. 12, pp. 1216-1223, December 1993.
	J	F. Chen and B. Leung, "A High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging," *1994 Symposium on VLSI Circuits Digest of Technical Papers*, pp. 101-102, 1994.
	K	R. Baird and T. Fiez, "Linearity Enhancement of Multibit Delta Sigma A/D and D/A Converters Using Data Weighted Averaging," *IEEE Transactions on Circuits and System—II: Analog and Digital Signal Processing*, Vol. 42, No. 12, pp. 753-762, December 1995.
	L	I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao and S. Chan, "A 90 dB SNR, 2.5 MHz Output Rate ADC using Cascaded Multibit Delta Sigma Modulation at 8x Oversampling Ratio," *2000 IEEE International Solid-State Circuits Conference (ISSCC)*, (WA 20.3) (2000).

Examiner Signature	Date Considered
Robert Wamsley	03/31/2005